

Rev. 1.0.0

July 2009

GENERAL DESCRIPTION

The XRP6657 is a high efficiency synchronous step down DC to DC converter capable of delivering up to 1.5 Amp of current and optimized for portable battery-operated applications.

Operating over an input voltage range of 2.5V to 5.5V, it provides an adjustable regulated output voltage down to 0.6V. The XRP6657 uses a constant 1.3 MHz frequency pulse width modulation (PWM) scheme allowing for compact external components, low output voltage ripple and fixed frequency noise, while Pulse Skip Mode (PSM) is used to improve light load efficiency. A low dropout mode provides 100% duty cycle operation.

The solution footprint is further reduced by a current mode internal compensation network and built-in synchronous switch removing the need for an external Schottky. Over-current and over-temperature protection insures safe operations under abnormal operating conditions.

The XRP6657 is available in a compact RoHS compliant "green"/halogen free thin 6-pin DFN package.

TYPICAL APPLICATION DIAGRAM

APPLICATIONS

- Point of Loads
- Set-Top Boxes
- Portable Media Players
- Hard Disk Drives

FEATURES

- Guaranteed 1.5A Output Current
 - Fixed 1.3MHz Frequency PWM Operations
 - Up to 95% efficiency
 - Input Voltage: 2.5V to 5.5V
- Adjustable Output Voltage
- Internal Compensation Network
- No Schottky Diode Required
- LDO Operation: 100% Duty Cycle
- 240µA Quiescent Current (no load)
- 1µA Shutdown Current
- Soft Start Function
- Over-current/Over-temperature Protection
- "Green"/Halogen Free DFN-6 Package




Fig. 1: XRP6657 Application Diagram



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Input Voltage V_{IN} 0.3V to 6.0V
EN, V_{FB} Voltage0.3V to V_{IN}
SW Voltage0.3V to (V_{IN} +0.3V)
PMOS Switch Source Current (DC)2A
NMOS Switch Sink Current (DC)2A
Peak Switch Sink and Source Current
Junction Temperature T _J ^{1,2} 125°C
Lead Temperature (Soldering, 10 sec)
Storage Temp. Range T _{STG} 65°C to 150°C
ESD Rating (HBM - Human Body Model) 2kV
ESD Rating (MM - Machine Model)200V

OPERATING RATINGS

Input Voltage Range V _{IN}	2.5V to 5.5V
Ambient Temperature Range T _A	40°C to 85°C
Thermal Resistance θ_{JC}	10°C/W
Thermal Resistance θ_{JA}	55°C/W

Note 1: T_J is a function of the ambient temperature T_A and power dissipation P_D (T_J = T_A + P_D x 55°C/W).

Note 2:XRP6657 has a build-in temperature protection circuitry to avoid damages from overload conditions.

ELECTRICAL SPECIFICATIONS

Specifications with standard type are for an Operating Junction Temperature of $T_A = 25^{\circ}$ C only; limits applying over the full Operating Ambient Temperature range are denoted by a "•". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise indicated, $V_{IN} = 5.0V$, $T_A = 25^{\circ}$ C.

Parameter	Min.	Тур.	Max.	Units		Conditions
Feedback Current I _{VFB}			±100	nA		
Regulated Feedback Voltage V_{FB}	0.588	0.600	0.612	v		$T_A = 25^{\circ}C$
Regulated Feedback Voltage VFB	0.585	0.600	0.615	v	•	$-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$
Reference Voltage Line Regulation ΔV_{FB}			0.4	%/V	•	
Output Voltage Accuracy ΔV_{OUT} %	-3		3	%	•	
Output Over-Voltage Lockout ΔV_{OVL}	20	50	80	mV		$\Delta V_{\text{OVL}} = V_{\text{OVL}} - V_{\text{FB}}$
Output Voltage Line Regulation ΔV_{OUT}			0.4	%/V	•	V_{IN} = 2.5V to 5.5V
Peak Inductor Current I_{PK}		2.4		А		V_{IN} =3V, V_{FB} =0.5V or V_{OUT} =90%, duty cycle<35%
Output Voltage Load Regulation V _{LOADREG}		0.2		%/V		I_{OUT} =10mA to 1.5A
Quiescent Current I _Q ²		240	340	μA		V_{FB} =0.5V or V_{OUT} =90%
Shutdown Current I _{SHTDWN}		0.1	1	μA		$V_{EN}=0V$, $V_{IN}=4.2V$
Oscillator Frequency fosc	1.04	1.3	1.56	MHz	•	V_{FB} =0.6V or V_{OUT} =100%
Minimum Duty Cycle D _{MIN}		20		%		
RDS(ON) of PMOS R _{PFET}		0.18		Ω		I _{sw} =750mA
RDS(ON) of NMOS R _{NFET}		0.16		Ω		I _{sw} =-750mA
SW Leakage I _{LSW}			±1	μA		V_{EN} =0V, V_{SW} =0V or 5V, V_{IN} =5V
Enable Threshold V _{EN}			1.2	V	•	
Shutdown Threshold V_{EN}	0.4			V	•	
EN Leakage Current I_{EN}			±1	μA	•	

Note 1: The Switch Current Limit is related to the Duty Cycle. Please refer to figure 29 for details.

Note 2: Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.



BLOCK DIAGRAM




Fig. 2: XRP6657 Block Diagram

PIN ASSIGNEMENT




Fig. 3: XRP6657 Pin Assignment (Top View)



PIN DESCRIPTION

Name	Pin Number	Description
VFB	1	Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.
VSS_PWR	2	Power Ground Pin.
SW	3	Switching node. Must be connected to inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.
VIN_PWR	4	Power Input Pin. Must be closely decoupled to ground pin with a 4.7μ F or greater capacitor.
VIN_CLN	5	Analog Input Pin. Must be closely decoupled to ground pin with a 4.7μ F or greater capacitor.
EN	6	Enable Pin. >1.2V: Enables the XRP6657 <0.4V:Disables the XRP6657 Do not leave this pin floating and enable the device once Vin is in the operating range.
VSS_CLN	Exposed Pad	Analog Ground Pin.

ORDERING INFORMATION


Part Number	Temperature Range	Marking	Package	Packing Quantity	Note 1	Note 2
XRP6657IHBTR-F	-40°C≤T _A ≤+85°C	6657 IHB WWX	Thin DFN-6L	5K/Tape and Reel	RoHS compliant Halogen Free	Adjustable output voltage
XRP6657EVB	XRP6657 Evaluation	Board				


"WW" = Work Week - "X" = Lot Number




TYPICAL PERFORMANCE CHARACTERISTICS

All data taken at V_{IN} = 2.7V to 5.5V, T_J = T_A = 25°C, unless otherwise specified - Schematic and BOM from Application Information section of this datasheet.










Fig. 7: Efficiency vs Output Current V_{OUT} =1.2V




Fig. 9: Output Voltage vs Load Current






Fig. 10: PMOS $R_{DS(ON)}$ vs Temperature




Fig. 11: NMOS $R_{\text{DS}(\text{ON})}$ vs Temperature





Fig. 12: PMOS $R_{DS(ON)}$ vs Supply Voltage






Fig. 13: NMOS R_{DS(ON)} vs Temperature






Fig. 15: Dynamic Supply Current vs Supply Voltage










Fig. 17: Switching Frequency vs Supply Voltage




Fig. 18: Start-Up from Shutdown







Fig. 19: Start-Up from Shutdown









THEORY OF OPERATION

The typical application circuit is shown below.




Fig. 22: Typical Application Circuit

INDUCTOR SELECTION

Inductor ripple current and core saturation are two factors considered to select the inductor value.

Eq. 1:
$$\Delta I_L = \frac{1}{f \times L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Equation 1 shows the inductor ripple current as a function of the frequency, inductance, V_{IN} and V_{OUT} . It is recommended to set the ripple current to 40% of the maximum load current. A low ESR inductor is preferred.

\mathbf{C}_{IN} and \mathbf{C}_{OUT} Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN} . The RMS current rating of the input capacitor is required to be larger than I_{RMS} calculated by:

Eq. 2:
$$I_{RMS} \cong I_{OMAX} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{OUT}}$$

The ESR rating of the capacitor is an important parameter to select C_{OUT} . The output ripple V_{OUT} is determined by:

Eq. 3:
$$\Delta V_{OUT} \cong \Delta I_L \left(ESR + \frac{1}{8 \times f \times C_{OUT}} \right)$$

Higher values, lower cost ceramic capacitors are now available in smaller sizes. These capacitors have high ripple currents, high voltage ratings and low ESR that makes them ideal for switching regulator applications. As C_{OUT} does not affect the internal control loop stability, its value can be optimized to balance very low output ripple and circuit size. It is recommended to use an X5R or X7R rated capacitors which have the best temperature and voltage characteristics of all the ceramics for a given value and size.

OUTPUT VOLTAGE

The adjustable output voltage is determined by:

Eq. 4:
$$V_{OUT} = 0.6V \times \left(1 + \frac{R_1}{R_2}\right)$$

SHORT CIRCUIT BEHAVIOR

The XRP6657 has an over current and over temperature protection. The over current applies cycle by cycle and limits the P-driver FET current to maintain the inductor current within safe limits. The over temperature protection circuitry turns off the driver FETs when the junction temperature is too high. Normal Operations are restored when temperature drops below the safety threshold.

In the following example, the XRP6657 is used to convert a 5V input to a 1.2V output. Shorting VOUT to ground triggers both the over current and over temperature protection circuits. The waveform is shown below.




Fig. 23: Short Circuit Response

THERMAL CONSIDERATIONS

Although the XRP6657 has an on board over temperature circuitry, the total power dissipation it can support is based on the package thermal capabilities. The formula to ensure safe operation is given in note 1 under the operating ratings section.

To avoid exceeding the maximum junction temperature, thermal analysis is strongly suggested.



PCB LAYOUT

The following PCB layout guidelines should be taken into account to ensure proper operation and performance of the XRP6657:

1- The GND, SW and VIN traces should be kept short, direct and wide.

2- VFB pin must be connected directly to the feedback resistors. The resistor divider network must be connected in parallel to the C_{OUT} capacitor.

3- The input capacitor $C_{\mbox{\scriptsize IN}}$ must be kept as close as possible to the VIN pin.


4- The SW and VFB nodes should be kept as separate as possible to minimize possible effects from the high frequency and voltage swings of the SW node.

5- The ground plates of C_{IN} and C_{OUT} should be kept as close as possible.

6- Connect all analog grounds to a common node and connect the common node to the power ground via an independent path.

SELF ENABLE APPLICATION

A self Enable function is easily implemented through the following arrangement.



A resistor ratio $R_3/R_4 = 1/1.5$ is recommended.

OUTPUT VOLTAGE RIPPLE IN LDO MODE

The XRP6657 enters the LDO mode when input voltage is close to the selected output

voltage. The transition from PWM mode to LDO mode is smooth. Figure 24 illustrates the amount of output voltage ripple for an output voltage of 3.3V providing 200mA.




Fig. 24: Output Voltage Ripple in LDO mode

DESIGN EXAMPLE

In a single Lithium-Ion battery powered application, the V_{IN} range is about 2.7V to 4.2V. The desired output voltage is 1.8V.

The inductor value needed can be calculated using the following equation

$$L = \frac{1}{f \times \Delta I_L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Substituting V_{OUT}=1.8V, V_{IN}=4.2V, $\Delta I_L{=}600mA$ and f=1.3MHz gives

$$L = 1.32 \mu H$$

A 1.5μ H inductor can be chosen with this application. An inductor of greater value with less equivalent series resistance would provide better efficiency. The C_{IN} capacitor requires an RMS current rating of at least _{ILOAD(MAX)}/2 and low ESR. In most cases, a ceramic capacitor will satisfy this requirement. See recommended components section below


Supplier	Inductance	I _{SAT}	DCR _{MAX}	Dimensi (mm)		Part #	
Inter-Technical	1.5µH	2.5A	47mΩ	4.5x5x2		SD52-1R5M	
Supplier	Capacitan	Capacitance		Package		Part #	
Murata	4.7µF		0805		GRM219R61A475K		
Murata	22µF	0805		GRM219R60J226M			


RECOMMENDED COMPONENTS



PACKAGE SPECIFICATION

THIN DFN-6L





	COMMON						
SYMBOL	DIMEN	ISIONS MIL	LIMETER	DIM	ENSIONS IN	1CH	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.027	0.029	0.031	
A3		0.200 REF	-	0.008 REF			
b	0.30	0.35	0.40	0.012	0.014	0.016	
D		3.00 BSC		0.120 BSC			
D2	1.90	2.00	2.10	0.074	0.078	0.082	
E		3.00 BSC			0.120 BSC		
E2	1.10	1.20	1.30	0.043	0.047	0.051	
е	0.950 BSC				0.037 BSC		
L	0.35	0.40	0.45	0.014	0.016	0.018	



REVISION

Revision	Date	Description
1.0.0	07/14/2009	First release of data sheet

FOR FURTHER ASSISTANCE

Email:

Exar Technical Documentation:

customersupport@exar.com http://www.exar.com/TechDoc/default.aspx?



EXAR CORPORATION

HEADQUARTERS AND SALES OFFICES

48720 Kato Road Fremont, CA 94538 – USA Tel.: +1 (510) 668-7000 Fax: +1 (510) 668-7030 www.exar.com

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.